User Tools

Site Tools


toh:arcadyan:arv4518pw

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

toh:arcadyan:arv4518pw [2013/05/08 18:43]
toh:arcadyan:arv4518pw [2014/05/11 17:02] (current)
pteridium added possible SPI interface and some updates
Line 8: Line 8:
 There are two hardware revisions. The revision is in the bottom label: There are two hardware revisions. The revision is in the bottom label:
  
-- R01: only with backfire ​10.03.1. ​Fixed in [[https://​dev.openwrt.org/​changeset/​35352|R35352]].+- R01: Backfire ​10.03.1, but without wifi. Doesn'​t work with Attitude Adjustment because nobody tested the patchesFull support since [[https://​dev.openwrt.org/​changeset/​35352|R35352]].
  
-- R01A: all versions.+- R01A: Since Backfire 10.03.1.
  
-Although the boards seems to be identical the R01A has a 33 MHz independent crystal for the PCI bus clock in the back side of the board, while the R01 uses the Danube 33MHz internal clock as blogic noted.+Although the boards seems to be identicalthe R01A has a 33 MHz independent crystal for the PCI bus clock in the back side of the board, while the R01 uses the Danube 33MHz internal clock as blogic noted.
  
 ===== Hardware Highlights ===== ===== Hardware Highlights =====
Line 25: Line 25:
   * WIFI works in trunk since [[https://​dev.openwrt.org/​changeset/​34939/​trunk|R34939]] and in AA since [[https://​dev.openwrt.org/​changeset/​36510/​|R36510]]   * WIFI works in trunk since [[https://​dev.openwrt.org/​changeset/​34939/​trunk|R34939]] and in AA since [[https://​dev.openwrt.org/​changeset/​36510/​|R36510]]
  
-Note: When using integrated ADSL the SoC runs very hot, so would be a good idea to replace the heatsink, while working only as a router the heat emission is low.+Note: When using integrated ADSL the SoC runs very hot, so would be a good idea to replace the stock heatsink ​to avoid issues, while working only as a router the heat emission is low.
  
 ===== Installation ===== ===== Installation =====
Line 34: Line 34:
 Please check out the article [[doc:​techref:​Flash Layout]]. It contains an example and a couple of explanations. Please check out the article [[doc:​techref:​Flash Layout]]. It contains an example and a couple of explanations.
  
-^  ​Modified ​Flash Layout ​ ^^^^^+====Original flash layout==== 
 +<​code>​--------------------------------------- 
 +    Area            Address ​     Length  
 +--------------------------------------- 
 +[0] Boot            0xB0000000 ​    ​128K 
 +[1] Configuration ​  ​0xB0020000 ​    ​256K 
 +[2] Web Image       ​0xB0060000 ​   3648K 
 +[3] Code Image      0xB0060000 ​   3648K 
 +[4] Boot Params ​    ​0xB03F0000 ​     64K 
 +[5] Flash Image     ​0xB0000000 ​   4096K 
 +---------------------------------------</​code>​ 
 + 
 +^  ​OpenWRT ​Flash Layout ​ ^^^^^
 ^ partition ^ start ^ end ^ size ^ description ^ ^ partition ^ start ^ end ^ size ^ description ^
 | mtd0 | 0x00000000 | 0x00010000 | 64KB | u-boot |  | mtd0 | 0x00000000 | 0x00010000 | 64KB | u-boot | 
Line 43: Line 55:
  
 ===== Hardware info ===== ===== Hardware info =====
-| **Architecture:​** | [[http://morethan.org/MTI/MD00445-2B-24KEC-DTS-01.02.pdf|MIPS32r2 ​24KEc]] |+| **Architecture:​** | [[http://www.eettaiwan.com/STATIC/PDF/​200808/​EETOL_2008IIC_MIPS_AN_02.pdf?​SOURCES=DOWNLOAD|MIPS32 ​24KEc]] |
 | **Target:** | [[doc:​hardware:​soc:​soc.lantiq|Lantiq]] | | **Target:** | [[doc:​hardware:​soc:​soc.lantiq|Lantiq]] |
 | **Vendor:** | [[toh:​arcadyan|Arcadyan]] | | **Vendor:** | [[toh:​arcadyan|Arcadyan]] |
 | **Bootloader:​** | [[doc:​techref:​bootloader:​brnboot]] | | **Bootloader:​** | [[doc:​techref:​bootloader:​brnboot]] |
-| **System-On-Chip:​** | [[http://​www.lantiq.com/​products/broadband-customer-premises-equipment/​adsl/​xwaytm-danube/​xwaytm-danube/|Lantiq Danube PSB 50702 E Rev 1.3 (MIPS 24Kec)]]|+| **System-On-Chip:​** | [[http://​www.lantiq.com/​uploads/tx_abzlantiqproducts/​PB-e-0029-v1_lres.pdf/|Lantiq Danube PSB 50702 E Rev 1.3 (MIPS 24Kec)]]|
 | **CPU Speed:** | 333 Mhz | | **CPU Speed:** | 333 Mhz |
 | **Flash chip:** | MXIC MX29LV320 | | **Flash chip:** | MXIC MX29LV320 |
Line 55: Line 67:
 | **WAN:** | 1x RJ11 | | **WAN:** | 1x RJ11 |
 | **Ethernet:​** | Realtek RTL8306SD 4x LAN 10/​100Mbit/​s with VLAN support| | **Ethernet:​** | Realtek RTL8306SD 4x LAN 10/​100Mbit/​s with VLAN support|
-| **Wireless:​** | [[http://​www.wikidevi.com/​files/​Atheros/​specsheets/​AR5007G_(AR2417).pdf | Atheros AR2417 ​(Nala), 802.11b/​g ​54MBit/s]]|+| **Wireless:​** | [[http://​www.wikidevi.com/​files/​Atheros/​specsheets/​AR5007G_(AR2417).pdf | Atheros AR2417, 802.11b/g ]]|
 | **Phone:** | 2x FXS (TAE ports which provide POTS via a SIP gateway) | | **Phone:** | 2x FXS (TAE ports which provide POTS via a SIP gateway) |
 | **Serial:** | yes | | **Serial:** | yes |
Line 62: Line 74:
 | **Power:** | external PSU, 15V DC, 1A, polarity: -(+) | | **Power:** | external PSU, 15V DC, 1A, polarity: -(+) |
   ​   ​
-  * Recommended to make a backup of everything ​before starting, specially the "boot params"​ partition as it has the calibration info for wireless to work and the base MAC addres. +  * Recommended to make a backup of the whole flash before starting, specially the "boot params"​ partition as it has the calibration info for wireless to work and the base MAC addres. 
-  * This device comes from factory with [[doc:​techref:​bootloader:​brnboot]] as bootloader. ​This bootloader ​can be used to load u-boot via uart and the xmodem protocol to ram, as a second stage bootloader.+  * This device comes from factory with [[doc:​techref:​bootloader:​brnboot]] as bootloader. ​It can be used to load u-boot via uart and the xmodem protocol to ram, as a second stage bootloader.
   * Use target Lantiq GPON/XWAY, subtarget Danube, target profile ARV4518PWR01 or ARV4518PWR01A.   * Use target Lantiq GPON/XWAY, subtarget Danube, target profile ARV4518PWR01 or ARV4518PWR01A.
  
Line 93: Line 105:
 | LAN 4 | 0 | lan | | LAN 4 | 0 | lan |
 | | 5 | Internal CPU port | | | 5 | Internal CPU port |
 +
 +For now por based VLANs are not supported (wip).
  
 ==== LEDS ==== ==== LEDS ====
Line 370: Line 384:
   * uboot-lantiq-arv4518PW_ramboot meant to be uploaded via UART by the cpu if flash'​s bootloader is broken, for rescue purposes.   * uboot-lantiq-arv4518PW_ramboot meant to be uploaded via UART by the cpu if flash'​s bootloader is broken, for rescue purposes.
   * If kernel ignores parameters from u-boot, remove the preceding - in linux'​s hardcoded cmdline. ​   * If kernel ignores parameters from u-boot, remove the preceding - in linux'​s hardcoded cmdline. ​
- 
-====Original flash layout==== 
-<​code>​--------------------------------------- 
-    Area            Address ​     Length ​ 
---------------------------------------- 
-[0] Boot            0xB0000000 ​    128K 
-[1] Configuration ​  ​0xB0020000 ​    256K 
-[2] Web Image       ​0xB0060000 ​   3648K 
-[3] Code Image      0xB0060000 ​   3648K 
-[4] Boot Params ​    ​0xB03F0000 ​     64K 
-[5] Flash Image     ​0xB0000000 ​   4096K 
----------------------------------------</​code>​ 
  
  
Line 397: Line 399:
  
   * Then upload the uboot.asc version from uboot-lantiq-arv4518PW_ramboot.   * Then upload the uboot.asc version from uboot-lantiq-arv4518PW_ramboot.
 +
 +==== SPI ====
 +**[[wp>​Serial_Peripheral_Interface_Bus|Serial Peripheral Interface]]** ​
 +
 +The Lantiq Danube has a SPI interface. In some boards it is used to drive a SI3050, while in others like the ARV4518PW only the solder pads are present, so could be a chance to attach a SPI device to the board. In this board the possible location of the SPI pads is in U41.
 +
 +The SPI interface signals should be the same that there are in the Huawei [[ toh:​huawei:​hg556a#​spi|HG556 ]]
 +
 +This is still work in progress.
  
 ====TODO==== ====TODO====
Line 407: Line 418:
 ===== Tags ===== ===== Tags =====
  
-{{tag>​FastEthernet 4Port USB ath5k 64RAM 4Flash MIPS32 24K ADSL2plus ​fxo 1radio}}+{{tag>​FastEthernet 4Port USB spi ath5k 64RAM 4Flash MIPS32 24K ADSL2+ ​fxo 1WNIC lantiq danube}}
  
toh/arcadyan/arv4518pw.1368031420.txt.bz2 · Last modified: 2013/05/08 18:43 (external edit)